This can be a special method of go through cycle implicitly addressed on the interrupt controller, which returns an interrupt vector. The 32-bit deal with field is disregarded. A single possible implementation will be to create an interrupt admit cycle on an ISA bus using a PCI/ISA bus bridge. Typically, https://nathanlabsadvisory.com/cism-certified-information-security-manager/